Design for Testability in VLSI: Scan Design, ATPG, Built-In Self-Test, Fault Modeling, Test Compression, and Optimization

Prijzen vanaf
14,78

Uitgelicht

VERGELIJK ALLE AANBIEDERS (2)

Beschrijving

Design for Testability in VLSI: Scan Design, ATPG, Built-In Self-Test, Fault Modeling, Test Compression, and Optimization

Vergelijk aanbieders (2)

Sorteren op:

€ 14,78 Gratis verzending

€ 14,78 Gratis verzending

Beschrijving (0)

Design for Testability in VLSI: Scan Design, ATPG, Built-In Self-Test, Fault Modeling, Test Compression, and Optimization


Productspecificaties

Merk Independently Published
EAN
  • 9798172968174

Uitgelichte Keuze
14,78
Naar shop