Design for Testability in VLSI: Scan Design, ATPG, Built-In Self-Test, Fault Modeling, Test Compression, and Optimization

Prix à partir de
12,76

En vedette

COMPARER TOUS LES MAGASINS EN LIGNE (2)

Description

Design for Testability in VLSI: Scan Design, ATPG, Built-In Self-Test, Fault Modeling, Test Compression, and Optimization

Comparer les boutiques en ligne (2)

Shop
Prix
Affranchissement
Prix total
12,76 
Gratuit
12,76 
Voir l’offre
Gratuit Shipping Costs
12,76 
Gratuit
12,76 
Voir l’offre
Gratuit Shipping Costs
Description (0)

Design for Testability in VLSI: Scan Design, ATPG, Built-In Self-Test, Fault Modeling, Test Compression, and Optimization


Spécifications du produit

Marque Independently Published
EAN
  • 9798172968174

Choix en vedette
12,76 
Voir l’offre