VLSI Logic SYNTHESIS: RTL-to-Gate-Level Design, Optimization, Technology Mapping, Timing Constraints, and Power-Aware Synthesis
Prijzen vanaf
12,72
Uitgelicht
|
12,72 |
Naar shop
|
|
12,72 |
Naar shop
|
| VERGELIJK ALLE AANBIEDERS (2) | ||
Beschrijving
VLSI Logic SYNTHESIS: RTL-to-Gate-Level Design, Optimization, Technology Mapping, Timing Constraints, and Power-Aware Synthesis
Beschrijving
(0)
VLSI Logic SYNTHESIS: RTL-to-Gate-Level Design, Optimization, Technology Mapping, Timing Constraints, and Power-Aware Synthesis
Productspecificaties
Gerelateerde resultaten
Uitgelichte Keuze
12,72
