Timing Closure in FPGAS
Prijzen vanaf
VERGELIJK ALLE AANBIEDERS
(2)
Bol
This book presents an in-depth account of timing analysis in modern FPGAs based on Synopsis style as supported by modern timing tools such as those of Vivado or Quartus. The focus of the book is primarily on concepts with relevant examples of Synopsis commands. The book covers synchronous design, asynchronous signals, reset strategies, clocking schemes, intra-clock paths, inter-clock paths, multicycles, io timing, DDR interfaces, timing closure metrics and recommended design practices.
Lees meer
38,70
Uitgelicht
|
38,70 |
Naar shop
|
|
40,68 |
Naar shop
|
Beschrijving
Bol
This book presents an in-depth account of timing analysis in modern FPGAs based on Synopsis style as supported by modern timing tools such as those of Vivado or Quartus. The focus of the book is primarily on concepts with relevant examples of Synopsis commands. The book covers synchronous design, asynchronous signals, reset strategies, clocking schemes, intra-clock paths, inter-clock paths, multicycles, io timing, DDR interfaces, timing closure metrics and recommended design practices.
Beschrijving
(2)
Bol
This book presents an in-depth account of timing analysis in modern FPGAs based on Synopsis style as supported by modern timing tools such as those of Vivado or Quartus. The focus of the book is primarily on concepts with relevant examples of Synopsis commands. The book covers synchronous design, asynchronous signals, reset strategies, clocking schemes, intra-clock paths, inter-clock paths, multicycles, io timing, DDR interfaces, timing closure metrics and recommended design practices.
AmazonPages: 178, Paperback, Independently published
ProductspecificatiesPrijzen voor het laatst bijgewerkt op:
Gerelateerde producten
Uitgelichte Keuze
38,70
